

IN THE CLAIMS

What is claimed is:

- 1 **1.** A memory device, comprising:
 - 2 at least a first memory cell array coupled to a read data bus that
 - 3 outputs read data and coupled to a separate write data bus that inputs
 - 4 write data, the at least first memory cell array accessing read data in
 - 5 response to a first type edge of a first clock and latching write data on at
 - 6 least the first type edge of the first clock; and
 - 7 at least a second memory cell array coupled to the read data bus
 - 8 and coupled to the write data bus, the at least second memory cell array
 - 9 accessing read data in response to a first type edge of a second clock and
 - 10 latching write data on at least the first type edge of the second clock, the
 - 11 second clock being phase shifted with respect to the first clock by less
 - 12 than 180°.
- 1 **2.** The memory device of claim 1, wherein:
 - 2 the first and second memory cell arrays comprise sections of $n \times$
 - 3 m memory cells, and the write data bus includes m input data lines.
- 1 **3.** The memory device of claim 1, wherein:
 - 2 the first and second memory cell arrays comprise static random
 - 3 access memory (SRAM) cells.

1 **4.** The memory device of claim 1, wherein:
2 the second clock is synchronous with, and phase shifted by about
3 90° with respect to the first clock.

1 **5.** The memory device of claim 1, wherein:
2 the first memory cell array latches write data on both the first and
3 second type edges of the first clock; and
4 the second memory cell array latches write data on both the first
5 and second type edges of the second clock.

1 **6.** The memory device of claim 1, further including:
2 an address bus different than the read data bus and write data bus;
3 a first address latch coupled between the address bus and the first
4 memory cell array that latches an address value on the address bus in
5 response to the first type edge of the first clock, and outputs an internal
6 address; and
7 a second address latch coupled between the first address latch
8 and the second memory cell array that latches the internal address value
9 in response to the first type edge of second clock.

1 **7.** The memory device of claim 1, further including:
2 a multiplexer having one input coupled to the first memory cell array

3 and another input coupled to the second memory cell array that outputs
4 read data at least four times the rate of the first clock signal.
5

1 8. The memory device of claim 1, further including:

2 an address bus different than the read data bus and write data bus;

3 a first write address decoder coupled to the first memory cell array;

4 a first write address register coupled to the address bus having an
5 output coupled to a first write address decoder;

6 a second write address decoder coupled to the second memory cell
7 array; and

8 a second write address register coupled to the first write address
9 register having an output coupled to a second write address decoder.

1 9. A memory device, comprising:

2 a number of N memory cell arrays, each comprising at least two
3 sections, the number N being an integer greater than 1;

4 a first write register that latches write data for a first of section of a
5 first memory cell array on a rising edge of a first clock signal and latches
6 write data for a second section of the first memory cell array on a falling
7 edge of the first clock signal; and

8 a second write register that latches write data for a first section of a
9 second memory cell array on a rising edge of a second clock signal and
10 latches write data for a second section of the second memory cell array on

11 a falling edge of the second clock signal, the second clock signal have
12 essentially the same frequency as the first clock signal but being phase
13 shifted with respect to the first clock signal by about $180^\circ/N$.

1 **10.** The memory device of claim 9, wherein:

2 the number N is no less than 2.

1 **11.** The memory device of claim 9, wherein:

2 each memory cell array comprises M sections; and

3 the first memory cell array and second memory cell array provide a
4 burst of M read data values in response to one read address.

1 **12.** The memory device of claim 11, further including:

2 a read output register circuit that receives M read data values from
3 each memory cell array, and outputs such data as $N * M$ words at a
4 different phase with respect to one another.

1 **13.** The memory device of claim 9, further including:

2 an address latch corresponding to each memory cell array, each
3 address latch being arranged in series in a predetermined order and
4 latching an address value according to a phase delay with respect to a
5 previous address latch in the series, the phase delay being about $180^\circ/N$.

- 1 **14.** The memory device of claim 9, further including:
2 a multiplexer for outputting read data from the memory cell arrays
3 at a frequency of $N * F$, where F is the frequency of the first and second
4 clock signals.
- 1 **15.** A method of increasing data throughput in a memory device, the method
2 comprising the steps of:
3 accessing a first of N memory cell arrays on a first-type edge and
4 second-type edge of a first clock signal in response to one address value;
5 accessing a second of the N memory cell arrays on a first-type
6 edge and second-type edge of a second clock signal in response to the
7 same address value, the second clock signal having essentially the same
8 frequency as the first clock signal but being phase shifted with respect to
9 the first clock signal by about $180^\circ/N$; and
10 outputting read data on a different bus than write data.
- 1 **16.** The method of claim 15, wherein:
2 in a read operation,
3 the step of accessing the first of N memory cell arrays includes
4 latching a read address on first-type edges of the first clock and latching
5 write addresses on second-type edges of the first clock; and
6 the step of accessing the second memory cell array includes
7 latching a read address on first-type edges of the second clock and

8 latching write addresses on second-type edges of the second clock.

1 **17.** The method of claim 15, further including:

2 in a burst mode,

3 the step of accessing the first of N memory cell arrays includes
4 accessing each of M sections of the first memory cell array in synchronism
5 with different first-type and second-type edges of the first clock; and

6 the step of accessing the second memory cell array includes
7 accessing each of M sections of the second memory cell array in
8 synchronism with different first-type and second-type edges of the second
9 clock.

1 **18.** The method of claim 17, further including:

2 in a read operation, outputting $N * M$ read data values within the
3 duration of a first clock signal cycle in response to a single read address.

1 **19.** The method of claim 15, further including:

2 in a read operation, outputting read data from the first memory cell
3 array in synchronism with an output clock having essentially the same
4 frequency as the first clock signal, and outputting read data from the
5 second memory cell array in synchronism with second output clock having
6 essentially the same frequency as the first clock signal; wherein
7 the read data is output from the second memory cell array with

8 about a $180^\circ/N$ phase shift with respect to the output clock.

1 **20.** The method of claim 15, wherein:

2 in a write operation, the step of accessing the first of N memory cell
3 arrays includes latching write data on first-type edges and second-type
4 edges of the first clock; and

5 the step of accessing the second memory cell array includes
6 latching write data on first-type edges and second-type edges of the
7 second first clock.